View EFM8SB20F32G-A-QFN32_8633953.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

efm8 sleepy bee family efm8sb2 data sheet the efm8sb2, part of the sleepy bee family of mcus, is the worlds most energy friendly 8-bit microcontrollers with a compre- hensive feature set in small packages. these devices offer lowest power consumption by combining innovative low energy tech- niques and short wakeup times from energy saving modes into small packages, making them well-suited for any battery operated applications. with an efficient 8051 core, 6-bit current reference, and precision analog, the efm8sb2 family is also optimal for embed- ded applications. efm8sb2 applications include the following: energy friendly features ? lowest mcu sleep current with supply brownout detection (50 na) ? lowest mcu active current with these features (170 a / mhz at 24.5 mhz clock rate) ? lowest mcu sleep current using internal rtc operating and supply brownout detection (<300 na) ? ultra-fast wake up for digital and analog peripherals (< 2 s) ? integrated low drop out (ldo) voltage regulator to maintain ultra-low active current at all voltages ? hand-held devices ? industrial controls ? battery-operated consumer electronics ? sensor interfaces security i/o ports core / memory clock management cip-51 8051 core (25 mhz) energy management internal ldo regulator brown-out detector power-on reset 8-bit sfr bus serial interfaces timers and triggers analog interfaces 2 x spi pin reset timers 0/1/2/3 pca/pwm watchdog timer comparator 0 16/32-bit crc flash program memory (up to 64 kb) ram memory (4352 bytes) debug interface with c2 lowest power mode with peripheral operational: idle normal suspend sleep high frequency 24.5 mhz rc oscillator pin wakeup external interrupts general purpose i/o i 2 c / smbus uart external 32 khz rtc oscillator low power 20 mhz rc oscillator external oscillator real time clock internal voltage reference comparator 1 adc internal current reference silabs.com | smart. connected. energy-friendly. rev. 1.1
1. feature list the efm8sb2 highlighted features are listed below. ? core: ? pipelined cip-51 core ? fully compatible with standard 8051 instruction set ? 70% of instructions execute in 1-2 clock cycles ? 25 mhz maximum operating frequency ? memory: ? up to 64 kb flash memory, in-system re-programmable from firmware. ? up to 4352 bytes ram (including 256 bytes standard 8051 ram and 4096 bytes on-chip xram) ? power: ? internal ldo regulator for cpu core voltage ? power-on reset circuit and brownout detectors ? i/o: up to 24 total multifunction i/o pins: ? flexible peripheral crossbar for peripheral routing ? 5 ma source, 12.5 ma sink allows direct drive of leds ? clock sources: ? internal 20 mhz low power oscillator with 10% accuracy ? internal 24.5 mhz precision oscillator with 2% accuracy ? external rtc 32 khz crystal ? external crystal, rc, c, and cmos clock options ? timers/counters and pwm: ? 32-bit real time clock (rtc) ? 6-channel programmable counter array (pca) supporting pwm, capture/compare, and frequency output modes with watchdog timer function ? 4 x 16-bit general-purpose timers ? communications and digital peripherals: ? uart ? 2 x spi? master / slave ? smbus?/i2c? master / slave ? external memory interface (emif) ? 16-bit/32-bit crc unit, supporting automatic crc of flash at 1024-byte boundaries ? analog: ? programmable current reference (iref0) ? 10-bit analog-to-digital converter (adc0) ? 2 x low-current analog comparators ? on-chip, non-intrusive debugging ? full memory and register inspection ? four hardware breakpoints, single-stepping ? pre-loaded uart bootloader ? temperature range -40 to 85 oc ? single power supply 1.8 to 3.6 v ? qfp32, qfn32, and qfn24 packages with on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the efm8sb2 devices are truly standalone system-on-a-chip solutions. the flash memory is reprogrammable in-circuit, providing non-volatile data storage and allowing field up- grades of the firmware. the on-chip debugging interface (c2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production mcu installed in the final application. this debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. all analog and digital peripherals are fully functional while debugging. each device is specified for 1.8 to 3.6 v operation and is available in 24-pin qfn, 32-pin qfn, or 32-pin qfp pack- ages. all package options are lead-free and rohs compliant. efm8sb2 data sheet feature list silabs.com | smart. connected. energy-friendly. rev. 1.1 | 1
2. ordering information efm8 sb2 C 0 f 64 g a C qfn32 r tape and reel (optional) package type revision temperature grade g (-40 to +85) flash memory size C 64 kb memory type (flash) family feature set sleepy bee 2 family silicon labs efm8 product line figure 2.1. efm8sb2 part numbering all efm8sb2 family members have the following features: ? cip-51 core running up to 25 mhz ? three internal oscillators (24.5 mhz, 20 mhz, and 16 khz) ? smbus / i2c ? 2 x spi ? uart ? 6-channel programmable counter array (pwm, clock generation, capture/compare) ? 4 16-bit timers ? 2 analog comparators ? 6-bit programmable current reference ? 10-bit analog-to-digital converter with integrated multiplexer, voltage reference, and temperature sensor ? low-current 32 khz oscillator and real time clock ? 16-bit crc unit ? pre-loaded uart bootloader in addition to these features, each part number in the efm8sb2 family has a set of features that vary across the product line. the product selection guide shows the features available on each family member. table 2.1. product selection guide ordering part number flash memory (kb) ram (bytes) digital port i/os (total) adc channels comparator inputs pb-free (rohs compliant) temperature range package efm8sb20f64g-a-qfn32 64 4352 24 23 12 yes -40 to +85 c qfn32 efm8sb20f64g-a-qfp32 64 4352 24 23 12 yes -40 to +85 c qfp32 efm8sb20f64g-a-qfn24 64 4352 16 15 8 yes -40 to +85 c qfn24 EFM8SB20F32G-A-QFN32 32 4352 24 23 12 yes -40 to +85 c qfn32 efm8sb20f32g-a-qfp32 32 4352 24 23 12 yes -40 to +85 c qfp32 efm8sb20f32g-a-qfn24 32 4352 16 15 8 yes -40 to +85 c qfn24 efm8sb2 data sheet ordering information silabs.com | smart. connected. energy-friendly. rev. 1.1 | 2
ordering part number flash memory (kb) ram (bytes) digital port i/os (total) adc channels comparator inputs pb-free (rohs compliant) temperature range package efm8sb20f16g-a-qfn24 16 4352 16 15 8 yes -40 to +85 c qfn24 efm8sb2 data sheet ordering information silabs.com | smart. connected. energy-friendly. rev. 1.1 | 3
3. system overview 3.1 introduction p0.n p1.n digital peripherals uart timers 0, 1, 2, 3 pca/wdt smbus priority crossbar decoder crossbar control port i/o configuration cip-51 8051 controller core 64/32/16 kb isp flash program memory 256 byte sram 4096 byte xram spi 0,1 power net vdd gnd xtal1 sysclk system clock configuration external oscillator circuit precision 24.5 mhz oscillator debug / programming hardware power on reset/pmu reset c2d c2ck/rstb wake xtal2 low power 20 mhz oscillator xtal3 xtal4 vreg digital power analog power port 0 drivers port 1 drivers port 2 drivers p2.n rtc oscillator crc external memory interface control address data analog peripherals sfr bus comparators + - + - 6-bit iref iref0 amux 10-bit 300ksps adc temp sensor external vref internal vref vdd vref gnd figure 3.1. detailed efm8sb2 block diagram efm8sb2 data sheet system overview silabs.com | smart. connected. energy-friendly. rev. 1.1 | 4
3.2 power all internal circuitry draws power from the vdd supply pin. external i/o pins are powered from the vio supply voltage (or vdd on devi- ces without a separate vio connection), while most of the internal circuitry is supplied by an on-chip ldo regulator. control over the device power can be achieved by enabling/disabling individual peripherals as needed. each analog peripheral can be disabled when not in use and placed in low power mode. digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use. table 3.1. power modes power mode details mode entry wake-up sources normal core and all peripherals clocked and fully operational idle ? core halted ? all peripherals clocked and fully operational ? code resumes execution on wake event set idle bit in pcon0 any interrupt suspend ? core and digital peripherals halted ? internal oscillators disabled ? code resumes execution on wake event 1. switch sysclk to hfosc0 or lposc0 2. set suspend bit in pmu0cf ? rtc0 alarm event ? rtc0 fail event ? port match event ? comparator 0 rising edge sleep ? most internal power nets shut down ? select circuits remain powered ? pins retain state ? all ram and sfrs retain state ? code resumes execution on wake event 1. disable unused ana- log peripherals 2. set sleep bit in pmu0cf ? rtc0 alarm event ? rtc0 fail event ? port match event ? comparator 0 rising edge 3.3 i/o digital and analog resources are externally available on the devices multi-purpose i/o pins. port pins p0.0-p2.6 can be defined as gen- eral-purpose i/o (gpio), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. port pin p2.7 can be used as gpio. additionally, the c2 interface data signal (c2d) is shared with p2.7. ? up to 24 multi-functions i/o pins, supporting digital and analog functions. ? flexible priority crossbar decoder for digital peripheral assignment. ? two drive strength settings for each pin. ? two direct-pin interrupt sources with dedicated interrupt vectors (int0 and int1). ? up to 16 direct-pin interrupt sources with shared interrupt vector (port match). 3.4 clocking the cpu core and peripheral subsystem may be clocked by both internal and external oscillator resources. by default, the system clock comes up running from the 20 mhz low power oscillator divided by 8. ? provides clock to core and peripherals. ? 20 mhz low power oscillator (lposc0), accurate to +/- 10% over supply and temperature corners. ? 24.5 mhz internal oscillator (hfosc0), accurate to +/- 2% over supply and temperature corners. ? external rtc 32 khz crystal. ? external rc, c, cmos, and high-frequency crystal clock options (extclk). ? clock divider with eight settings for flexible clock scaling: divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128. efm8sb2 data sheet system overview silabs.com | smart. connected. energy-friendly. rev. 1.1 | 5
3.5 counters/timers and pwm real time clock (rtc0) the rtc is an ultra low power, 36 hour 32-bit independent time-keeping real time clock with alarm. the rtc has a dedicated 32 khz oscillator. no external resistor or loading capacitors are required, and a missing clock detector features alerts the system if the external crystal fails. the on-chip loading capacitors are programmable to 16 discrete levels allowing compatibility with a wide range of crystals. the rtc module includes the following features: ? up to 36 hours (32-bit) of independent time keeping. ? support for external 32 khz crystal or internal self-oscillate mode. ? internal crystal loading capacitors with 16 levels. ? operation in the lowest power mode and across the full supported voltage range. ? alarm and oscillator failure events to wake from the lowest power mode or reset the device. programmable counter array (pca0) the programmable counter array (pca) provides multiple channels of enhanced timer and pwm functionality while requiring less cpu intervention than standard counter/timers. the pca consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare mod- ule for each channel. the counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. each capture/compare module may be configured to operate independently in one of five modes: edge-triggered capture, software timer, high-speed output, frequency output, or pulse-width modulated (pwm) output. each capture/compare module has its own associated i/o line (cexn) which is routed through the crossbar to port i/o when enabled. ? 16-bit time base. ? programmable clock divisor and clock source selection. ? up to six independently-configurable channels ? 8, 9, 10, 11 and 16-bit pwm modes (edge-aligned operation). ? frequency output mode. ? capture on rising, falling or any edge. ? compare function for arbitrary waveform generation. ? software timer (internal compare) mode. ? integrated watchdog timer. timers (timer 0, timer 1, timer 2, and timer 3) several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. these timers can be used to measure time inter- vals, count external events and generate periodic interrupt requests. timer 0 and timer 1 are nearly identical and have four primary modes of operation. the other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities. timer 0 and timer 1 include the following features: ? standard 8051 timers, supporting backwards-compatibility with firmware and hardware. ? clock sources include sysclk, sysclk divided by 12, 4, or 48, the external clock divided by 8, or an external pin. ? 8-bit auto-reload counter/timer mode ? 13-bit counter/timer mode ? 16-bit counter/timer mode ? dual 8-bit counter/timer mode (timer 0) timer 2 and timer 3 are 16-bit timers including the following features: ? clock sources include sysclk, sysclk divided by 12, or the external clock divided by 8. ? 16-bit auto-reload timer mode ? dual 8-bit auto-reload timer mode ? comparator 0 or rtc0 capture (timer 2) ? comparator 1 or extclk/8 capture (timer 3) efm8sb2 data sheet system overview silabs.com | smart. connected. energy-friendly. rev. 1.1 | 6
watchdog timer (wdt0) the device includes a programmable watchdog timer (wdt) integrated within the pca0 peripheral. a wdt overflow forces the mcu into the reset state. to prevent the reset, the wdt must be restarted by application software before overflow. if the system experiences a software or hardware malfunction preventing the software from restarting the wdt, the wdt overflows and causes a reset. following a reset, the wdt is automatically enabled and running with the default maximum time interval. if needed, the wdt can be disabled by system software. the state of the rstb pin is unaffected by this reset. the watchdog timer integrated in the pca0 peripheral has the following features: ? programmable timeout interval ? runs from the selected pca clock source ? automatically enabled after any system reset 3.6 communications and other digital peripherals universal asynchronous receiver/transmitter (uart0) uart0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 uart. enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. received data buffering allows uart0 to start reception of a second incoming data byte before software has finished reading the previous data byte. the uart module provides the following features: ? asynchronous transmissions and receptions ? baud rates up to sysclk/2 (transmit) or sysclk/8 (receive) ? 8- or 9-bit data ? automatic start and stop generation serial peripheral interface (spi0 and spi1) the serial peripheral interface (spi) module provides access to a flexible, full-duplex synchronous serial bus. the spi can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single spi bus. the slave-select (nss) signal can be configured as an input to select the spi in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the spi bus when more than one master attempts simultaneous data transfers. nss can also be configured as a firmware-controlled chip-select output in master mode, or disabled to reduce the number of pins required. additional general purpose port i/o pins can be used to select multiple slave devices in master mode. the spi module includes the following features: ? supports 3- or 4-wire operation in master or slave modes. ? supports external clock frequencies up to sysclk / 2 in master mode and sysclk / 10 in slave mode. ? support for four clock phase and polarity options. ? 8-bit dedicated clock clock rate generator. ? support for multiple masters on the same data lines. system management bus / i2c (smb0) the smbus i/o interface is a two-wire, bi-directional serial bus. the smbus is compliant with the system management bus specifica- tion, version 1.1, and compatible with the i 2 c serial bus. the smbus module includes the following features: ? standard (up to 100 kbps) and fast (400 kbps) transfer speeds. ? support for master, slave, and multi-master modes. ? hardware synchronization and arbitration for multi-master mode. ? clock low extending (clock stretching) to interface with faster masters. ? hardware support for 7-bit slave and general call address recognition. ? firmware support for 10-bit slave address decoding. ? ability to inhibit all slave states. ? programmable data setup/hold times. efm8sb2 data sheet system overview silabs.com | smart. connected. energy-friendly. rev. 1.1 | 7
external memory interface (emif0) the external memory interface (emif) enables access of off-chip memories and memory-mapped devices connected to the gpio ports. the external memory space may be accessed using the external move instruction (movx) with the target address specified in either 8-bit or 16-bit formats. ? supports multiplexed memory access. ? four external memory modes: ? internal only. ? split mode without bank select. ? split mode with bank select. ? external only ? configurable ale (address latch enable) timing. ? configurable address setup and hold times. ? configurable write and read pulse widths. 16/32-bit crc (crc0) the cyclic redundancy check (crc) module performs a crc using a 16-bit or 32-bit polynomial. crc0 accepts a stream of 8-bit data and posts the result to an internal register. in addition to using the crc block for data manipulation, hardware can automatically crc the flash contents of the device. the crc module is designed to provide hardware calculations for flash memory verification and communications protocols. the crc module includes the following features: ? support for ccitt-16 polynomial (0x1021). ? support for crc-32 polynomial (0x04c11db7). ? byte-level bit reversal. ? automatic crc of flash contents on one or more 1024-byte blocks. ? initial seed selection of 0x0000/0x00000000 or 0xffff/0xffffffff. 3.7 analog programmable current reference (iref0) the programmable current reference (iref0) module enables current source or sink with two output current settings: low power mode and high current mode. the maximum current output in low power mode is 63 a (1 a steps) and the maximum current output in high current mode is 504 a (8 a steps). the iref module includes the following features: ? capable of sourcing or sinking current in programmable steps. ? two operational modes: low power mode and high current mode. efm8sb2 data sheet system overview silabs.com | smart. connected. energy-friendly. rev. 1.1 | 8
10-bit analog-to-digital converter (adc0) the adc is a successive-approximation-register (sar) adc with 10- and 8-bit modes, integrated track-and hold and a programmable window detector. the adc is fully configurable under software control via several registers. the adc may be configured to measure different signals using the analog multiplexer. the voltage reference for the adc is selectable between internal and external reference sources. ? up to 22 external inputs. ? single-ended 10-bit mode. ? supports an output update rate of 300 ksps samples per second. ? operation in low power modes at lower conversion speeds. ? asynchronous hardware conversion trigger, selectable between software, external i/o and internal timer sources. ? output data window comparator allows automatic range checking. ? support for burst mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on set- tling and tracking time. ? conversion complete and window compare interrupts supported. ? flexible output data formatting. ? includes an internal 1.65 v fast-settling reference and support for external reference. ? integrated temperature sensor. low current comparators (cmp0, cmp1) analog comparators are used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. external input connections to device i/o pins and internal connections are available through separate multiplexers on the positive and negative inputs. hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application. the comparator module includes the following features: ? up to 12 external positive inputs. ? up to 11 external negative inputs. ? additional input options: ? capacitive sense comparator output. ? vdd. ? vdd divided by 2. ? internal connection to ldo output. ? direct connection to gnd. ? synchronous and asynchronous outputs can be routed to pins via crossbar. ? programmable hysteresis between 0 and +/-20 mv. ? programmable response time. ? interrupts generated on rising, falling, or both edges. efm8sb2 data sheet system overview silabs.com | smart. connected. energy-friendly. rev. 1.1 | 9
3.8 reset sources reset circuitry allows the controller to be easily placed in a predefined default condition. on entry to this reset state, the following occur: ? the core halts program execution. ? module registers are initialized to their defined reset values unless the bits reset only with a power-on reset. ? external port pins are forced to a known state. ? interrupts and timers are disabled. all registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. the contents of ram are unaffected during a reset; any previously stored data is preserved as long as power is not lost. the port i/o latch- es are reset to 1 in open-drain mode. weak pullups are enabled during and after the reset. for supply monitor and power-on resets, the rstb pin is driven low until the device exits the reset state. on exit from the reset state, the program counter (pc) is reset, and the system clock defaults to an internal oscillator. the watchdog timer is enabled, and program execution begins at location 0x0000. reset sources on the device include the following: ? power-on reset ? external reset pin ? comparator reset ? software-triggered reset ? supply monitor reset (monitors vdd supply) ? watchdog timer reset ? missing clock detector reset ? flash error reset ? rtc0 alarm or oscillator failure 3.9 debugging the efm8sb2 devices include an on-chip silicon labs 2-wire (c2) debug interface to allow flash programming and in-system debug- ging with the production part installed in the end application. the c2 interface uses a clock signal (c2ck) and a bi-directional c2 data signal (c2d) to transfer information between the device and a host system. see the c2 interface specification for details on the c2 protocol. 3.10 bootloader all devices come pre-programmed with a uart bootloader. this bootloader resides in flash and can be erased if it is not needed. efm8sb2 data sheet system overview silabs.com | smart. connected. energy-friendly. rev. 1.1 | 10
4. electrical specifications 4.1 electrical characteristics all electrical parameters in all tables are specified under the conditions listed in table 4.1 recommended operating conditions on page 11 , unless stated otherwise. table 4.1. recommended operating conditions parameter symbol test condition min typ max unit operating supply voltage on vdd v dd 1.8 2.4 3.6 v minimum ram data retention voltage on vdd 1 v ram not in sleep mode 1.4 v sleep mode 0.3 0.5 v system clock frequency f sysclk 0 25 mhz operating ambient temperature t a C40 85 c note: 1. all voltages with respect to gnd. table 4.2. power consumption parameter symbol conditions min typ max units digital supply current normal mode supply current - full speed with code executing from flash 3 , 4 , 5 i dd v dd = 1.8C3.6 v, f sysclk = 24.5 mhz 4.1 5.0 ma v dd = 1.8C3.6 v, f sysclk = 20 mhz 3.5 ma v dd = 1.8C3.6 v, f sysclk = 32.768 khz 90 a normal mode supply current fre- quency sensitivity 1, 3, 5 i ddfreq v dd = 1.8C3.6 v, t = 25 c, f sysclk < 14 mhz 226 a/mhz v dd = 1.8C3.6 v, t = 25 c, f sysclk > 14 mhz 120 a/mhz idle mode supply current - core halted with peripherals running 4 , 6 i dd v dd = 1.8C3.6 v, f sysclk = 24.5 mhz 2.5 3.0 ma v dd = 1.8C3.6 v, f sysclk = 20 mhz 1.8 ma v dd = 1.8C3.6 v, f sysclk = 32.768 khz 84 a idle mode supply current frequen- cy sensitivity 1 ,6 i ddfreq v dd = 1.8C3.6 v, t = 25 c 95 a/mhz suspend mode supply current i dd v dd = 1.8C3.6 v 77 a sleep mode supply current with rtc running from 32.768 khz crystal i dd 1.8 v, t = 25 c 0.60 a 3.6 v, t = 25 c 0.85 a 1.8 v, t = 85 c 1.30 a 3.6 v, t = 85 c 1.90 a efm8sb2 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 11
parameter symbol conditions min typ max units sleep mode supply current (rtc off) i dd 1.8 v, t = 25 c 0.05 a 3.6 v, t = 25 c 0.12 a 1.8 v, t = 85 c 0.75 a 3.6 v, t = 85 c 1.20 a v dd monitor supply current i vmon 7 a oscillator supply current i hfosc0 25 c 300 a adc0 always-on power supply current 7 i adc 300 ksps v dd = 3.0 v 800 a tracking v dd = 3.0 v 680 a comparator 0 (cmp0) supply cur- rent i cmp cpmd = 11 0.4 a cpmd = 10 2.6 a cpmd = 01 8.8 a cpmd = 00 23 a internal fast-settling 1.65v adc0 reference, always-on 8 i vreffs 200 a on-chip precision reference i vrefp 15 a temp sensor supply current i tsense 35 a programmable current reference (iref0) supply current 9 i iref current source, either power mode, any output code 10 a low power mode, current sink iref0dat = 000001 1 a low power mode, current sink iref0dat = 111111 11 a high current mode, current sink iref0dat = 000001 12 a high current mode, current sink iref0dat = 111111 81 a efm8sb2 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 12
parameter symbol conditions min typ max units note: 1. based on device characterization data; not production tested. 2. sysclk must be at least 32 khz to enable debugging. 3. digital supply current depends upon the particular code being executed. the values in this table are obtained with the cpu exe- cuting an sjmp $ loop, which is the compiled form of a while(1) loop in c. one iteration requires 3 cpu clock cycles, and the flash memory is read on each cycle. the supply current will vary slightly based on the physical location of the sjmp instruction and the number of flash address lines that toggle as a result. in the worst case, current can increase by up to 30% if the sjmp loop straddles a 128-byte flash address boundary (e.g., 0x007f to 0x0080). real-world code with larger loops and longer linear se- quences will have few transitions across the 128-byte address boundaries. 4. includes supply current from regulator and oscillator source (24.5 mhz high-frequency oscillator, 20 mhz low-power oscillator, or 32.768 khz rtc oscillator). 5. idd can be estimated for frequencies < 10 mhz by simply multiplying the frequency of interest by the frequency sensitivity num- ber for that range, then adding an offset of 90 a. when using these numbers to estimate i dd for > 10 mhz, the estimate should be the current at 25 mhz minus the difference in current indicated by the frequency sensitivity number. for example: v dd = 3.0 v; f = 20 mhz, i dd = 4.1 ma C (25 mhz C 20 mhz) x 0.120 ma/mhz = 3.5 ma assuming the same oscillator setting. 6. idle idd can be estimated by taking the current at 25 mhz minus the difference in current indicated by the frequency sensitivity number. for example: v dd = 3.0 v; f = 5 mhz, idle i dd = 2.5 ma C (25 mhz C 5 mhz) x 0.095 ma/mhz = 0.6 ma. 7. adc0 always-on power excludes internal reference supply current. 8. the internal reference is enabled as-needed when operating the adc in burst mode to save power. 9. iref0 supply current only. does not include current sourced or sunk from iref0 output pin. table 4.3. reset and supply monitor parameter symbol test condition min typ max unit vdd supply monitor threshold v vddm reset trigger 1.7 1.75 1.8 v v warn early warning 1.8 1.85 1.9 v vdd supply monitor turn-on time t mon 300 ns power-on reset (por) monitor threshold v por initial power-on (rising voltage on v dd ) 0.75 v falling voltage on v dd 0.7 0.8 0.9 v brownout recovery (rising volt- age on v dd ) 0.95 v v dd ramp time t rmp time to v dd 1.8 v 3 ms reset delay t rst time between release of reset source and code execution 10 s rst low time to generate reset t rstl 15 s missing clock detector response time (final rising edge to reset) t mcd f sysclk > 1 mhz 100 650 1000 s missing clock detector trigger frequency f mcd 7 10 khz table 4.4. flash memory parameter symbol test condition min typ max units write time 1 t write one byte 57 64 71 s erase time 1 t erase one page 28 32 36 ms efm8sb2 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 13
parameter symbol test condition min typ max units endurance (write/erase cycles) n we 1 k 30 k cycles note: 1. does not include sequencing time before and after the write/erase operation, which may be multiple sysclk cycles. 2. data retention information is published in the quarterly quality and reliability report. table 4.5. power management timing parameter symbol test condition min typ max units idle mode wake-up time t idlewk 2 3 sysclks suspend mode wake-up time t sus- pendwk clkdiv = 0x00 precision osc. 400 ns clkdiv = 0x00 low power osc. 1.3 s sleep mode wake-up time t sleepwk 2 s table 4.6. internal oscillators parameter symbol test condition min typ max unit high frequency oscillator 0 (24.5 mhz) oscillator frequency f hfosc0 full temperature and supply range 24 24.5 25 mhz low power oscillator (20 mhz) oscillator frequency f lposc full temperature and supply range 18 20 22 mhz rtc in self-oscillate mode oscillator frequency f lfosc bias off 12 5 khz bias on 25 10 khz table 4.7. crystal oscillator parameter symbol test condition min typ max unit crystal frequency f xtal 0.02 - 25 mhz table 4.8. external clock input parameter symbol test condition min typ max unit external input cmos clock frequency (at extclk pin) f cmos 0 25 mhz external input cmos clock high time t cmosh 18 ns external input cmos clock low time t cmosl 18 ns efm8sb2 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 14
table 4.9. adc parameter symbol test condition min typ max unit resolution n bits 10 bits throughput rate f s 300 ksps tracking time t trk 1.5 s power-on time t pwr 1.5 s sar clock frequency f sar high speed mode, 8.33 mhz conversion time t cnv 13 clocks sample/hold capacitor c sar gain = 1 30 pf gain = 0.5 28 pf input pin capacitance c in 20 pf input mux impedance r mux 5 k voltage reference range v ref 1 v dd v input voltage range 1 v in gain = 1 0 v ref v gain = 0.5 0 2 x v ref v power supply rejection ratio psrr adc internal high speed vref 67 db external vref 74 db dc performance integral nonlinearity inl 0.5 1 lsb differential nonlinearity (guaran- teed monotonic) dnl 0.5 1 lsb offset error e off vref = 1.65 v C2 0 2 lsb offset temperature coefficient tc off 0.004 lsb/c slope error e m 0.06 0.24 % dynamic performance 10 khz sine wave input 1db below full scale, max throughput signal-to-noise snr 54 58 db signal-to-noise plus distortion sndr 54 58 db total harmonic distortion (up to 5th harmonic) thd -73 db spurious-free dynamic range sfdr 75 db note: 1. absolute input pin voltage is limited by the v dd supply. table 4.10. voltage references parameter symbol test condition min typ max unit internal fast settling reference output voltage v reffs 1.60 1.65 1.70 v efm8sb2 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 15
parameter symbol test condition min typ max unit temperature coefficient tc reffs 50 ppm/c turn-on time t vreffs 1.5 s power supply rejection psrr ref fs 400 ppm/v on-chip precision reference output voltage v refp 1.645 1.68 1.715 v turn-on time, settling to 0.5 lsb t vrefp 4.7 f tantalum + 0.1 f ceramic bypass on vref pin 15 ms 0.1 f ceramic bypass on vref pin 300 s no bypass on vref pin 25 s load regulation lr vrefp load = 0 to 200 a to gnd 400 v / a short-circuit current isc vrefp 3.5 ma power supply rejection psrr vre fp 140 ppm/v external reference input voltage v extref 1 v dd v input current i extref sample rate = 300 ksps; vref = 3.0 v 5.25 a table 4.11. temperature sensor parameter symbol test condition min typ max unit offset v off t a = 0 c 940 mv offset error 1 e off t a = 0 c 18 mv slope m 3.40 mv/c slope error 1 e m 40 v/c linearity 1 c turn-on time t pwr 1.8 s note: 1. represents one standard deviation from the mean. table 4.12. comparators parameter symbol test condition min typ max unit response time, cpmd = 00 (highest speed) t resp0 +100 mv differential 130 ns C100 mv differential 200 ns response time, cpmd = 11 (low- est power) t resp3 +100 mv differential 1.75 s C100 mv differential 6.2 s efm8sb2 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 16
parameter symbol test condition min typ max unit positive hysterisis mode 0 (cpmd = 00) hys cp+ cphyp = 00 0.4 mv cphyp = 01 8 mv cphyp = 10 16 mv cphyp = 11 32 mv negative hysterisis mode 0 (cpmd = 00) hys cp- cphyn = 00 -0.4 mv cphyn = 01 C8 mv cphyn = 10 C16 mv cphyn = 11 C32 mv positive hysterisis mode 1 (cpmd = 01) hys cp+ cphyp = 00 0.5 mv cphyp = 01 6 mv cphyp = 10 12 mv cphyp = 11 24 mv negative hysterisis mode 1 (cpmd = 01) hys cp- cphyn = 00 -0.5 mv cphyn = 01 C6 mv cphyn = 10 C12 mv cphyn = 11 C24 mv positive hysterisis mode 2 (cpmd = 10) hys cp+ cphyp = 00 0.7 mv cphyp = 01 4.5 mv cphyp = 10 9 mv cphyp = 11 18 mv negative hysterisis mode 2 (cpmd = 10) hys cp- cphyn = 00 -0.6 mv cphyn = 01 C4.5 mv cphyn = 10 C9 mv cphyn = 11 C18 mv positive hysteresis mode 3 (cpmd = 11) hys cp+ cphyp = 00 1.5 mv cphyp = 01 4 mv cphyp = 10 8 mv cphyp = 11 16 mv negative hysteresis mode 3 (cpmd = 11) hys cp- cphyn = 00 -1.5 mv cphyn = 01 C4 mv cphyn = 10 C8 mv cphyn = 11 C16 mv input range (cp+ or cpC) v in -0.25 v dd +0.25 v input pin capacitance c cp 12 pf common-mode rejection ratio cmrr cp 70 db power supply rejection ratio psrr cp 72 db input offset voltage v off t a = 25 c -10 0 10 mv efm8sb2 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 17
parameter symbol test condition min typ max unit input offset tempco tc off 3.5 v/c table 4.13. programmable current reference (iref0) parameter symbol conditions min typ max units static performance resolution n bits 6 bits output compliance range v iout low power mode, source 0 v dd C 0.4 v high current mode, source 0 v dd C 0.8 v low power mode, sink 0.3 v dd v high current mode, sink 0.8 v dd v integral nonlinearity inl <0.2 1.0 lsb differential nonlinearity dnl <0.2 1.0 lsb offset error e off <0.1 0.5 lsb full scale error e fs low power mode, source 5 % high current mode, source 6 % low power mode, sink 8 % high current mode, sink 8 % absolute current error e abs low power mode sourcing 20 a <1 3 % dynamic performance output settling time to 1/2 lsb t settle 300 ns startup time t pwr 1 s note: 1. the pca block may be used to improve iref0 resolution by pwming the two lsbs. table 4.14. port i/o parameter symbol test condition min typ max unit output high voltage (high drive) v oh i oh = C3 ma v dd C 0.7 v output low voltage (high drive) v ol i ol = 8.5 ma 0.6 v output high voltage (low drive) v oh i oh = C1 ma v dd C 0.7 v output low voltage (low drive) v ol i ol = 1.4 ma 0.6 v input high voltage v ih v dd = 2.0 to 3.6 v v dd C 0.6 v v dd = 1.8 to 2.0 v 0.7 x v dd v input low voltage v il v dd = 2.0 to 3.6 v 0.6 v v dd = 1.8 to 2.0 v 0.3 x v dd v efm8sb2 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 18
parameter symbol test condition min typ max unit weak pull-up current i pu v dd = 1.8 v v in = 0 v C4 a v dd = 3.6 v v in = 0 v C35 C20 a input leakage i lk weak pullup disabled or pin in ana- log mode C1 1 a 4.2 thermal conditions table 4.15. thermal conditions parameter symbol test condition min typ max unit thermal resistance 1 ja qfn-24 packages 35 c/w qfn-32 packages 28 c/w qfp-32 packages 80 c/w note: 1. thermal resistance assumes a multi-layer pcb with any exposed pad soldered to a pcb pad. 4.3 absolute maximum ratings stresses above those listed in table 4.16 absolute maximum ratings on page 19 may cause permanent damage to the device. this is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. exposure to maximum rating conditions for extended periods may affect device reliability. for more information on the available quality and reliability data, see the quality and reliability monitor report at http://www.silabs.com/ support/quality/pages/default.aspx . table 4.16. absolute maximum ratings parameter symbol test condition min max unit ambient temperature under bias t bias C55 125 c storage temperature t stg C65 150 c voltage on v dd v dd gndC0.3 4.0 v voltage on i/o pins or rstb v in v dd > 2.2 v gndC0.3 5.8 v v dd <= 2.2 v gndC0.3 v dd + 3.6 v total current sunk into supply pin i vdd 400 ma total current sourced out of ground pin i gnd 400 ma current sourced or sunk by any i/o pin or rstb i io -100 100 ma maximum total current through all port pins i iotot 200 ma operating junction temperature t j C40 105 c exposure to maximum rating conditions for extended periods may affect device reliability. efm8sb2 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 19
4.4 typical performance curves figure 4.1. typical operating supply current (full supply voltage range) figure 4.2. typical v oh curves efm8sb2 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 20
figure 4.3. typical v ol curves efm8sb2 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 21
5. typical connection diagrams 5.1 power figure 5.1 power connection diagram on page 22 shows a typical connection diagram for the power pins of the efm8sb2 devices. efm8sb2 device gnd 1 f and 0.1 f bypass capacitors required for the power pins placed as close to the pins as possible. 1.8-3.6 v (in) vdd figure 5.1. power connection diagram 5.2 other connections other components or connections may be required to meet the system-level requirements. application note an203: "8-bit mcu printed circuit board design notes" contains detailed information on these connections. application notes can be accessed on the silicon labs website ( www.silabs.com/8bit-appnotes ). efm8sb2 data sheet typical connection diagrams silabs.com | smart. connected. energy-friendly. rev. 1.1 | 22
6. pin definitions 6.1 efm8sb2x-qfn32 pin definitions 17 25 16 8 32 31 30 29 28 27 26 1 2 3 4 5 6 7 9 10 11 12 13 14 15 24 23 22 21 20 19 18 32 pin qfn (top view) n/c gnd vdd n/c n/c rstb / c2ck p2.7 / c2d p2.6 xtal4 xtal3 p2.5 p2.4 p2.3 p2.2 p2.1 p2.0 p1.0 p1.1 p1.2 p1.3 p1.4 p1.5 p1.6 p1.7 p0.0 p0.1 p0.2 p0.3 p0.4 p0.5 p0.6 p0.7 gnd figure 6.1. efm8sb2x-qfn32 pinout table 6.1. pin definitions for efm8sb2x-qfn32 pin number pin name description crossbar capability additional digital functions analog functions 1 n/c no connection 2 gnd ground 3 vdd supply power input 4 n/c no connection efm8sb2 data sheet pin definitions silabs.com | smart. connected. energy-friendly. rev. 1.1 | 23
pin number pin name description crossbar capability additional digital functions analog functions 5 n/c no connection 6 rstb / c2ck active-low reset / c2 debug clock 7 p2.7 / c2d multifunction i/o / c2 debug data 8 p2.6 multifunction i/o yes emif_wrb adc0.22 cmp0p.11 cmp1p.11 9 xtal4 rtc crystal xtal4 10 xtal3 rtc crystal xtal3 11 p2.5 multifunction i/o yes emif_rdb adc0.21 cmp0n.10 cmp1n.10 12 p2.4 multifunction i/o yes emif_ale adc0.20 cmp0p.10 cmp1p.10 13 p2.3 multifunction i/o yes emif_a11 adc0.19 cmp0n.9 cmp1n.9 14 p2.2 multifunction i/o yes emif_a10 adc0.18 cmp0p.9 cmp1p.9 15 p2.1 multifunction i/o yes emif_a9 adc0.17 cmp0n.8 cmp1n.8 16 p2.0 multifunction i/o yes emif_a8 adc0.16 cmp0p.8 cmp1p.8 17 p1.7 multifunction i/o yes p1mat.7 emif_ad7 adc0.15 cmp0n.7 cmp1n.7 18 p1.6 multifunction i/o yes p1mat.6 emif_ad6 adc0.14 cmp0p.7 cmp1p.7 efm8sb2 data sheet pin definitions silabs.com | smart. connected. energy-friendly. rev. 1.1 | 24
pin number pin name description crossbar capability additional digital functions analog functions 19 p1.5 multifunction i/o yes p1mat.5 emif_ad5 adc0.13 cmp0n.6 cmp1n.6 20 p1.4 multifunction i/o yes p1mat.4 emif_ad4 adc0.12 cmp0p.6 cmp1p.6 21 p1.3 multifunction i/o yes p1mat.3 spi1_nss emif_ad3 adc0.11 cmp0n.5 cmp1n.5 22 p1.2 multifunction i/o yes p1mat.2 spi1_mosi emif_ad2 adc0.10 cmp0p.5 cmp1p.5 23 p1.1 multifunction i/o yes p1mat.1 spi1_miso emif_ad1 adc0.9 cmp0n.4 cmp1n.4 24 p1.0 multifunction i/o yes p1mat.0 spi1_sck emif_ad0 adc0.8 cmp0p.4 cmp1p.4 25 p0.7 multifunction i/o yes p0mat.7 int0.7 int1.7 adc0.7 iref0 cmp0n.3 cmp1n.3 26 p0.6 multifunction i/o yes p0mat.6 cnvstr int0.6 int1.6 adc0.6 cmp0p.3 cmp1p.3 27 p0.5 multifunction i/o yes p0mat.5 int0.5 int1.5 adc0.5 cmp0n.2 cmp1n.2 28 p0.4 multifunction i/o yes p0mat.4 int0.4 int1.4 adc0.4 cmp0p.2 cmp1p.2 29 p0.3 multifunction i/o yes p0mat.3 extclk int0.3 int1.3 adc0.3 xtal2 cmp0n.1 cmp1n.1 efm8sb2 data sheet pin definitions silabs.com | smart. connected. energy-friendly. rev. 1.1 | 25
pin number pin name description crossbar capability additional digital functions analog functions 30 p0.2 multifunction i/o yes p0mat.2 int0.2 int1.2 adc0.2 cmp0p.1 cmp1p.1 xtal1 31 p0.1 multifunction i/o yes p0mat.1 int0.1 int1.1 adc0.1 agnd cmp0n.0 cmp1n.0 32 p0.0 multifunction i/o yes p0mat.0 int0.0 int1.0 adc0.0 cmp0p.0 cmp1p.0 vref center gnd ground efm8sb2 data sheet pin definitions silabs.com | smart. connected. energy-friendly. rev. 1.1 | 26
6.2 efm8sb2x-qfn24 pin definitions 24 23 22 21 20 19 1 2 3 4 5 6 7 8 9 10 11 12 18 17 16 15 14 13 24 pin qfn (top view) n/c gnd vdd n/c n/c rstb / c2ck p2.7 / c2d xtal4 xtal3 p1.6 p1.5 p1.4 p0.6 p0.7 p1.0 p1.1 p1.2 p1.3 p0.0 p0.1 p0.2 p0.3 p0.4 p0.5 gnd figure 6.2. efm8sb2x-qfn24 pinout table 6.2. pin definitions for efm8sb2x-qfn24 pin number pin name description crossbar capability additional digital functions analog functions 1 n/c no connection 2 gnd ground 3 vdd supply power input 4 n/c no connection 5 n/c no connection efm8sb2 data sheet pin definitions silabs.com | smart. connected. energy-friendly. rev. 1.1 | 27
pin number pin name description crossbar capability additional digital functions analog functions 6 rstb / c2ck active-low reset / c2 debug clock 7 p2.7 / c2d multifunction i/o / c2 debug data 8 xtal4 rtc crystal xtal4 9 xtal3 rtc crystal xtal3 10 p1.6 multifunction i/o yes adc0.14 cmp0p.7 cmp1p.7 11 p1.5 multifunction i/o yes p1mat.5 adc0.13 cmp0n.6 cmp1n.6 12 p1.4 multifunction i/o yes p1mat.4 adc0.12 cmp0p.6 cmp1p.6 13 p1.3 multifunction i/o yes p1mat.3 spi1_nss adc0.11 cmp0n.5 cmp1n.5 14 p1.2 multifunction i/o yes p1mat.2 spi1_mosi adc0.10 cmp0p.5 cmp1p.5 15 p1.1 multifunction i/o yes p1mat.1 spi1_miso adc0.9 cmp0n.4 cmp1n.4 16 p1.0 multifunction i/o yes p1mat.0 spi1_sck adc0.8 cmp0p.4 cmp1p.4 17 p0.7 multifunction i/o yes p0mat.7 int0.7 int1.7 adc0.7 iref0 cmp0n.3 cmp1n.3 18 p0.6 multifunction i/o yes p0mat.6 cnvstr int0.6 int1.6 adc0.6 cmp0p.3 cmp1p.3 efm8sb2 data sheet pin definitions silabs.com | smart. connected. energy-friendly. rev. 1.1 | 28
pin number pin name description crossbar capability additional digital functions analog functions 19 p0.5 multifunction i/o yes p0mat.5 int0.5 int1.5 adc0.5 cmp0n.2 cmp1n.2 20 p0.4 multifunction i/o yes p0mat.4 int0.4 int1.4 adc0.4 cmp0p.2 cmp1p.2 21 p0.3 multifunction i/o yes p0mat.3 extclk int0.3 int1.3 adc0.3 xtal2 cmp0n.1 cmp1n.1 22 p0.2 multifunction i/o yes p0mat.2 int0.2 int1.2 adc0.2 cmp0p.1 cmp1p.1 xtal1 23 p0.1 multifunction i/o yes p0mat.1 int0.1 int1.1 adc0.1 agnd cmp0n.0 cmp1n.0 24 p0.0 multifunction i/o yes p0mat.0 int0.0 int1.0 adc0.0 cmp0p.0 cmp1p.0 vref center gnd ground efm8sb2 data sheet pin definitions silabs.com | smart. connected. energy-friendly. rev. 1.1 | 29
6.3 efm8sb2x-qfp32 pin definitions 24 23 22 21 20 19 18 17 32 pin qfp n/c gnd vdd n/c n/c rstb / c2ck p2.7 / c2d p2.6 xtal4 xtal3 p2.5 p2.4 p2.3 p2.2 p2.1 p2.0 p1.0 p1.1 p1.2 p1.3 p1.4 p1.5 p1.6 p1.7 p0.0 p0.1 p0.2 p0.3 p0.4 p0.5 p0.6 p0.7 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 figure 6.3. efm8sb2x-qfp32 pinout table 6.3. pin definitions for efm8sb2x-qfp32 pin number pin name description crossbar capability additional digital functions analog functions 1 n/c no connection 2 gnd ground 3 vdd supply power input 4 n/c no connection 5 n/c no connection 6 rstb / c2ck active-low reset / c2 debug clock 7 p2.7 / c2d multifunction i/o / c2 debug data efm8sb2 data sheet pin definitions silabs.com | smart. connected. energy-friendly. rev. 1.1 | 30
pin number pin name description crossbar capability additional digital functions analog functions 8 p2.6 multifunction i/o yes emif_wrb adc0.22 cmp0p.11 cmp1p.11 9 xtal4 rtc crystal xtal4 10 xtal3 rtc crystal xtal3 11 p2.5 multifunction i/o yes emif_rdb adc0.21 cmp0n.10 cmp1n.10 12 p2.4 multifunction i/o yes emif_ale adc0.20 cmp0p.10 cmp1p.10 13 p2.3 multifunction i/o yes emif_a11 adc0.19 cmp0n.9 cmp1n.9 14 p2.2 multifunction i/o yes emif_a10 adc0.18 cmp0p.9 cmp1p.9 15 p2.1 multifunction i/o yes emif_a9 adc0.17 cmp0n.8 cmp1n.8 16 p2.0 multifunction i/o yes emif_a8 adc0.16 cmp0p.8 cmp1p.8 17 p1.7 multifunction i/o yes p1mat.7 emif_ad7 adc0.15 cmp0n.7 cmp1n.7 18 p1.6 multifunction i/o yes p1mat.6 emif_ad6 adc0.14 cmp0p.7 cmp1p.7 19 p1.5 multifunction i/o yes p1mat.5 emif_ad5 adc0.13 cmp0n.6 cmp1n.6 20 p1.4 multifunction i/o yes p1mat.4 emif_ad4 adc0.12 cmp0p.6 cmp1p.6 efm8sb2 data sheet pin definitions silabs.com | smart. connected. energy-friendly. rev. 1.1 | 31
pin number pin name description crossbar capability additional digital functions analog functions 21 p1.3 multifunction i/o yes p1mat.3 spi1_nss emif_ad3 adc0.11 cmp0n.5 cmp1n.5 22 p1.2 multifunction i/o yes p1mat.2 spi1_mosi emif_ad2 adc0.10 cmp0p.5 cmp1p.5 23 p1.1 multifunction i/o yes p1mat.1 spi1_miso emif_ad1 adc0.9 cmp0n.4 cmp1n.4 24 p1.0 multifunction i/o yes p1mat.0 spi1_sck emif_ad0 adc0.8 cmp0p.4 cmp1p.4 25 p0.7 multifunction i/o yes p0mat.7 int0.7 int1.7 adc0.7 iref0 cmp0n.3 cmp1n.3 26 p0.6 multifunction i/o yes p0mat.6 cnvstr int0.6 int1.6 adc0.6 cmp0p.3 cmp1p.3 27 p0.5 multifunction i/o yes p0mat.5 int0.5 int1.5 adc0.5 cmp0n.2 cmp1n.2 28 p0.4 multifunction i/o yes p0mat.4 int0.4 int1.4 adc0.4 cmp0p.2 cmp1p.2 29 p0.3 multifunction i/o yes p0mat.3 extclk int0.3 int1.3 adc0.3 xtal2 cmp0n.1 cmp1n.1 30 p0.2 multifunction i/o yes p0mat.2 int0.2 int1.2 adc0.2 cmp0p.1 cmp1p.1 xtal1 efm8sb2 data sheet pin definitions silabs.com | smart. connected. energy-friendly. rev. 1.1 | 32
pin number pin name description crossbar capability additional digital functions analog functions 31 p0.1 multifunction i/o yes p0mat.1 int0.1 int1.1 adc0.1 agnd cmp0n.0 cmp1n.0 32 p0.0 multifunction i/o yes p0mat.0 int0.0 int1.0 adc0.0 cmp0p.0 cmp1p.0 vref efm8sb2 data sheet pin definitions silabs.com | smart. connected. energy-friendly. rev. 1.1 | 33
7. qfn32 package specifications 7.1 qfn32 package dimensions figure 7.1. qfn32 package drawing table 7.1. qfn32 package dimensions dimension min typ max a 0.80 0.90 1.00 a1 0.00 0.02 0.05 b 0.18 0.25 0.30 d 5.00 bsc d2 3.20 3.30 3.40 e 0.50 bsc e 5.00 bsc e2 3.20 3.30 3.40 l 0.30 0.40 0.50 l1 0.00 0.15 aaa 0.15 efm8sb2 data sheet qfn32 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 34
dimension min typ max bbb 0.10 ddd 0.05 eee 0.08 note: 1. all dimensions shown are in millimeters (mm) unless otherwise noted. 2. dimensioning and tolerancing per ansi y14.5m-1994. 3. this drawing conforms to jedec solid state outline mo-220, variation vhhd except for custom features d2, e2, and l which are toleranced per supplier designation. 4. recommended card reflow profile is per the jedec/ipc j-std-020c specification for small body components. efm8sb2 data sheet qfn32 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 35
7.2 qfn32 pcb land pattern figure 7.2. qfn32 pcb land pattern drawing table 7.2. qfn32 pcb land pattern dimensions dimension min max c1 4.80 4.90 c2 4.80 4.90 e 0.50 bsc x1 0.20 0.30 x2 3.20 3.40 y1 0.75 0.85 y2 3.20 3.40 note: 1. all dimensions shown are in millimeters (mm) unless otherwise noted. 2. this land pattern design is based on the ipc-7351 guidelines. 3. all metal pads are to be non-solder mask defined (nsmd). clearance between the solder mask and the metal pad is to be 60 m minimum, all the way around the pad. 4. a stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release. 5. the stencil thickness should be 0.125 mm (5 mils). 6. the ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads. 7. a 3 x 3 array of 1.0 mm x 1.0 mm openings on a 1.2 mm pitch should be used for the center pad. 8. a no-clean, type-3 solder paste is recommended. 9. the recommended card reflow profile is per the jedec/ipc j-std-020c specification for small body components. efm8sb2 data sheet qfn32 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 36
7.3 qfn32 package marking pppppppp tttttt yyww # efm8 figure 7.3. qfn32 package marking the package marking consists of: ? pppppppp C the part number designation. ? tttttt C a trace or manufacturing code. ? yy C the last 2 digits of the assembly year. ? ww C the 2-digit workweek when the device was assembled. ? # C the device revision (a, b, etc.). efm8sb2 data sheet qfn32 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 37
8. qfn24 package specifications 8.1 qfn24 package dimensions figure 8.1. qfn24 package drawing table 8.1. qfn24 package dimensions dimension min typ max a 0.70 0.75 0.80 a1 0.00 0.02 0.05 b 0.18 0.25 0.30 d 4.00 bsc d2 2.55 2.70 2.80 e 0.50 bsc e 4.00 bsc e2 2.55 2.70 2.80 l 0.30 0.40 0.50 l1 0.00 0.15 aaa 0.15 efm8sb2 data sheet qfn24 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 38
dimension min typ max bbb 0.10 ddd 0.05 eee 0.08 z 0.24 y 0.18 note: 1. all dimensions shown are in millimeters (mm) unless otherwise noted. 2. dimensioning and tolerancing per ansi y14.5m-1994. 3. this drawing conforms to jedec solid state outline mo-220, variation wggd except for custom features d2, e2, z, y, and l which are toleranced per supplier designation. 4. recommended card reflow profile is per the jedec/ipc j-std-020c specification for small body components. efm8sb2 data sheet qfn24 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 39
8.2 qfn24 pcb land pattern figure 8.2. qfn24 pcb land pattern drawing table 8.2. qfn24 pcb land pattern dimensions dimension min max c1 3.90 4.00 c2 3.90 4.00 e 0.50 bsc x1 0.20 0.30 x2 2.70 2.80 y1 0.65 0.75 y2 2.70 2.80 efm8sb2 data sheet qfn24 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 40
dimension min max note: 1. all dimensions shown are in millimeters (mm) unless otherwise noted. 2. this land pattern design is based on the ipc-7351 guidelines. 3. all metal pads are to be non-solder mask defined (nsmd). clearance between the solder mask and the metal pad is to be 60 m minimum, all the way around the pad. 4. a stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release. 5. the stencil thickness should be 0.125 mm (5 mils). 6. the ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads. 7. a 2 x 2 array of 1.10 mm x 1.10 mm openings on 1.30 mm pitch should be used for the center ground pad. 8. a no-clean, type-3 solder paste is recommended. 9. the recommended card reflow profile is per the jedec/ipc j-std-020 specification for small body components. 8.3 qfn24 package marking pppppppp tttttt yyww # figure 8.3. qfn24 package marking the package marking consists of: ? pppppppp C the part number designation. ? tttttt C a trace or manufacturing code. ? yy C the last 2 digits of the assembly year. ? ww C the 2-digit workweek when the device was assembled. ? # C the device revision (a, b, etc.). efm8sb2 data sheet qfn24 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 41
9. qfp32 package specifications 9.1 qfp32 package dimensions figure 9.1. qfp32 package drawing table 9.1. qfp32 package dimensions dimension min typ max a 1.60 a1 0.05 0.15 a2 1.35 1.40 1.45 b 0.30 0.37 0.45 d 9.00 bsc d1 7.00 bsc e 0.80 bsc e 9.00 bsc e1 7.00 bsc l 0.45 0.60 0.75 aaa 0.20 efm8sb2 data sheet qfp32 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 42
dimension min typ max bbb 0.20 ccc 0.10 ddd 0.20 theta 0 3.5 7 note: 1. all dimensions shown are in millimeters (mm) unless otherwise noted. 2. dimensioning and tolerancing per ansi y14.5m-1994. 3. this drawing conforms to jedec outline ms-026, variation bba. 4. recommended card reflow profile is per the jedec/ipc j-std-020c specification for small body components. efm8sb2 data sheet qfp32 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 43
9.2 qfp32 pcb land pattern figure 9.2. qfp32 pcb land pattern drawing table 9.2. qfp32 pcb land pattern dimensions dimension min max c1 8.40 8.50 c2 8.40 8.50 e 0.80 bsc x1 0.40 0.50 y1 1.25 1.35 note: 1. all dimensions shown are in millimeters (mm) unless otherwise noted. 2. this land pattern design is based on the ipc-7351 guidelines. 3. all metal pads are to be non-solder mask defined (nsmd). clearance between the solder mask and the metal pad is to be 60 m minimum, all the way around the pad. 4. a stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release. 5. the stencil thickness should be 0.125 mm (5 mils). 6. the ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads. 7. a no-clean, type-3 solder paste is recommended. 8. the recommended card reflow profile is per the jedec/ipc j-std-020c specification for small body components. efm8sb2 data sheet qfp32 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 44
9.3 qfp32 package marking pppppppp tttttt yyww # efm8 figure 9.3. qfp32 package marking the package marking consists of: ? pppppppp C the part number designation. ? tttttt C a trace or manufacturing code. ? yy C the last 2 digits of the assembly year. ? ww C the 2-digit workweek when the device was assembled. ? # C the device revision (a, b, etc.). efm8sb2 data sheet qfp32 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 45
table of contents 1. feature list ................................ 1 2. ordering information ............................ 2 3. system overview .............................. 4 3.1 introduction ............................... 4 3.2 power ................................ 5 3.3 i/o .................................. 5 3.4 clocking ................................ 5 3.5 counters/timers and pwm ......................... 6 3.6 communications and other digital peripherals ................... 7 3.7 analog ................................ 8 3.8 reset sources ............................. 10 3.9 debugging ............................... 10 3.10 bootloader .............................. 10 4. electrical specifications .......................... 11 4.1 electrical characteristics .......................... 11 4.2 thermal conditions ............................ 19 4.3 absolute maximum ratings ......................... 19 4.4 typical performance curves ......................... 20 5. typical connection diagrams ........................ 22 5.1 power ................................ 22 5.2 other connections ............................ 22 6. pin definitions .............................. 23 6.1 efm8sb2x-qfn32 pin definitions ....................... 23 6.2 efm8sb2x-qfn24 pin definitions ....................... 27 6.3 efm8sb2x-qfp32 pin definitions ....................... 30 7. qfn32 package specifications ........................ 34 7.1 qfn32 package dimensions ......................... 34 7.2 qfn32 pcb land pattern .......................... 36 7.3 qfn32 package marking .......................... 37 8. qfn24 package specifications ........................ 38 8.1 qfn24 package dimensions ......................... 38 8.2 qfn24 pcb land pattern .......................... 40 8.3 qfn24 package marking .......................... 41 9. qfp32 package specifications ........................ 42 9.1 qfp32 package dimensions ......................... 42 table of contents 46
9.2 qfp32 pcb land pattern .......................... 44 9.3 qfp32 package marking .......................... 45 table of contents .............................. 46 table of contents 47
disclaimer silicon laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the silicon laboratories products. characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "typical" parameters provided can and do vary in different applications. application examples described herein are for illustrative purposes only. silicon laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. silicon laboratories shall have no liability for the consequences of use of the information supplied herein. this document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. the products must not be used within any life support system without the specific written consent of silicon laboratories. a "life support system" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. silicon laboratories products are generally not intended for military applications. silicon laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. trademark information silicon laboratories inc., silicon laboratories, silicon labs, silabs and the silicon labs logo, cmems?, efm, efm32, efr, energy micro, energy micro logo and combinations thereof, "the world?s most energy friendly microcontrollers", ember?, ezlink?, ezmac?, ezradio?, ezradiopro?, dspll?, isomodem ?, precision32?, proslic?, siphy?, usbxpress? and others are trademarks or registered trademarks of silicon laboratories inc. arm, cortex, cortex-m3 and thumb are trademarks or registered trademarks of arm holdings. keil is a registered trademark of arm limited. all other products or brand names mentioned herein are trademarks of their respective holders. http://www.silabs.com silicon laboratories inc. 400 west cesar chavez austin, tx 78701 usa simpilcity studio one-click access to mcu tools, documentation, software, source code libraries & more. available for windows, mac and linux! www.silabs.com/simplicity mcu portfolio www.silabs.com/mcu sw/hw www.silabs.com/simplicity quality www.silabs.com/quality support and community community.silabs.com

▲Up To Search▲

Price & Availability of EFM8SB20F32G-A-QFN32

	To Download EFM8SB20F32G-A-QFN32 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .